Results 1 to 25 of 2960

Thread: Live MB OC Report :: ASUS Rampage Extreme

Threaded View

  1. #11
    Memory Addict
    Join Date
    Aug 2002
    Location
    Brisbane, Australia
    Posts
    11,651
    Quote Originally Posted by Gullo92 View Post
    hello can you post the 2 type of settings of overclock intel xeon please? excuse me for my english i'm italian
    posted my bios settings at http://i4memory.com/f54/asus-rampage...t-timer-15822/

    here's for 2:3 one

    BIOS Settings: 1003 bios
    Code:
    Ai Overclock Tuner : Manual
    Oc From Cpu Levet Up : Auto
    Oc From Memory Level Up : Auto
    FSB Frequency : 600
    CPU ratio sitting : 9
    
    CPU configuration : 
    --------------------------- : 
    C1E support : disabled
    Cpu TM function : disabled
    Max CPUID value limit : disabled
    Vanderpool technology : disabled
    Execute disable bit : disabled
    Core multi-processing : enabled
    
    * CPU clock skew : 200ps
    * NB clok skew : Auto
    FSB Strap to North Bridge : Auto
    PCIE Frequency : 100
    DRAM Frequency : DDR3-1803mhz 
    DRAM Command Rate : 2N
    DRAM Timing Control : Manual
    
    1ST INFORMATION
    CAS# latency : : 7
    RAS# to CAS# delay : : 7
    RAS# PRE time : 7
    RAS# ACT time : 18
    RAS# to RAS# delay : AUTO
    REF cycle time : 72
    WRITE recovery time : AUTO
    READ to PRE time : AUTO
    
    2ND INFORMATION
    READ to WRITE delay(S/D) : AUTO
    WRITE to READ delay(S) : AUTO
    WRITE to READ delay(D) : AUTO
    READ to READ delay(S) : AUTO
    READ to READ delay(D) : AUTO
    WRITE to WRITE delay(S) : AUTO
    WRITE to WRITE delay(D) : AUTO
    
    3RD INFORMATION
    WRITE to PRE delay : AUTO
    READ to PRE delay : AUTO
    PRE to PRE delay : AUTO
    ALL PRE to ACT delay : AUTO
    ALL PRE to REF delay : AUTO
    
    DRAM Static Read Control : disabled or AUTO
    DRAM Dynamic Write Control : disabled or AUTO
    
    DRAM Skew Control :
    ------------------------------ : 
    DRAM CMD skew on channel A : auto
    DRAM CLK skew on DIMM A1 : auto
    DRAM CLK skew on DIMM A2 : Advance 150ps
    DRAM CTL skew on DIMM A1 : auto
    DRAM CLT skew on DIMM A2 : auto
    
    DRAM CMD skew on channel B : auto
    DRAM CLK skew on DIMM B1 : auto
    DRAM CLK skew on DIMM B2 : Advance 100ps
    DRAM CTL skew on DIMM B1 : auto
    DRAM CTL skew on DIMM B2 : auto
    
    Ai Clock Twister: AUTO
    Ai Transaction Booster: Manual
    
    -- Manual --
    
    Common Performance Level : 09
    
    Pull-in of CHA PH1 : disabled : 
    Pull in of CHA PH2 : disabled :
    Pull in of CHB PH1 : disabled :
    Pull in of CHB PH2 : disabled :
    
    -- Manual -- 
    
    EPU II phase control : auto or full phase
    
    CPU Voltage : 1.38750v
    Load-line calibration : AUTO
    CPU PLL voltage : 1.53756v
    FSB termination voltage : 1.33866v
    CPU GTLVref(0) : auto
    CPU GTLVref(1) : auto
    CPU GTLVref(2) : auto
    CPU GTLVref(3) : auto
    NB GTLVref : auto
    North bridge voltage : 1.57722v
    DRAM voltage : 1.93506v
    NB DDRVref : auto
    DDR3 channel A Vref : auto
    DDR3 channel B Vref : auto
    South bridge 1.5 voltage : 1.53756v
    South bridge 1.05 voltage : 1.108689v
    CPU spread spectrum : disabled
    PCIE spread spectrum : disabled
    
    Memory Remap Feature: disabled
    Quote Originally Posted by cheapseats View Post
    hi eva2000 these aren't the voltages i used for 593x8.5 as they were set to allow 1.55+ vCore. my settings for 600x7.5 / 5:8 should give a better reference.

    some other info (2x1GB CL7 + 45nm dual core):

    vNB scaling on 5:8:

    500FSB/5:8/800mhz/tRD8/CTmod = 1.25V vNB
    563FSB/5:8/900mhz/tRD8/CTmod = 1.48V vNB full Blend/Custom FFT stable etc
    600FSB/5:8/960mhz/tRD8/CTmod = ~ 1.63V vNB 2Hour+ Blend stable (not tested further)

    563-600FSB/5:8...vTT scaling = ~ 0.25-0.3V below vNB, and NBGTL Auto

    to avoid 32M errors / other instability set PLL+SB1.5V @ 0.04v (min) < vNB, or = vNB, or > vNB

    NB+A/B DDRrefs not needed at 563/5:8, but find some windows startup problems nearer 600FSB without all set @ +12.5mv (same @ 500FSB / 1:2)

    Auto skews pretty good imho.. (0403 BIOS). the only DRAM skews i found useful previously were CTL A2 Del 100, CTL B2 Del 75, mainly used with Transcend samsung. also back on Auto for CPU/NB skews.

    i ran HCF0 and D9JNL but now on GTR - difference is big + very easy to clock with stability. JNL was a lot better than samsung, but timings and voltage response still too limiting for the board.


    600x7.5 / 5:8 / CL7 / tRD8 / CT mod (13.xGB/s Read / 39.x ns with auto subs (tRFC88)

    tested: 2Hour+ Blend / dual 32M / 32M

    Code:
    AI OVERCLOCK TUNER =========================MANUAL
    OC FROM CPU LEVEL ==========================AUTO
    OC FROM MEMORY LEVEL UP ====================AUTO
    FSB FREQUENCY ==============================600
    CPU RATIO SETTING ==========================07.5
    
    CPU CLOCK SKEW =============================AUTO
    NB CLOCK SKEW ==============================AUTO
    FSB STRAP TO NORTH BRIDGE ==================333
    PCIE FREQUENCY =============================101
    DRAM FREQUENCY =============================1920
    DRAM COMAND RATE ===========================1N
    DRAM TIMING CONTROL ========================MANUAL
    CAS LATENCY ================================7
    RAS TO CAS DELAY ===========================6
    RAS PRE TIME ===============================5
    RAS ACT TIME ===============================15
    RAS TO RAS DELAY ===========================AUTO
    REF CYCLE TIME =============================AUTO
    WRITE RECOVERY TIME ========================AUTO
    READ TO PRE TIME ===========================AUTO
    READ TO WRITE DELAY S/D ====================AUTO
    WRITE TO READ DELAY S ======================AUTO
    WRITE TO READ DELAY D ======================AUTO
    READ TO READ DELAY S =======================AUTO
    READ TO READ DELAY D =======================AUTO
    WRITE TO WRITE DELAY S =====================AUTO
    WRITE TO WRITE DELAY D =====================AUTO
    WRITE TO PRE DELAY =========================AUTO
    READ TO PRE DELAY ==========================AUTO
    PRE TO PRE DELAY ===========================AUTO
    ALL PRE TO ACT DELAY =======================AUTO
    ALL PRE TO REF DELAY =======================AUTO
    DRAM STATIC READ CONTROL ===================AUTO
    DRAM DYNAMIC WRITE CONTROL =================AUTO
    
    DRAM SKEW CONTROL
    DRAM CMD SKEW ON CHANNEL A = AUTO
    DRAM CLK SKEW ON DIMM A1 = AUTO
    DRAM CLK SKEW ON DIMM A2 = AUTO
    DRAM CTL SKEW ON DIMM A1 = AUTO
    DRAM CTL SKEW ON DIMM A2 = AUTO
    
    DRAM CMD SKEW ON CHANNEL B = AUTO
    DRAM CLK SKEW ON DIMM B1 = AUTO
    DRAM CLK SKEW ON DIMM B2 = AUTO
    DRAM CTL SKEW ON DIMM B1 = AUTO
    DRAM CTL SKEW ON DIMM B2 = AUTO
    
    
    AI CLOCK TWISTER ===========================MODERATE
    AI TRANSACTION BOOSTER =====================MANUAL
    PERFORMANCE LEVEL ==========================08
    
    PULL-IN OF CHA PH1 =========================DISABLED
    PULL-IN OF CHA PH2 =========================DISABLED
    PULL-IN OF CHA PH3 =========================DISABLED
    PULL-IN OF CHA PH4 =========================DISABLED
    PULL-IN OF CHA PH5 =========================DISABLED
    PULL-IN OF CHB PH1 =========================DISABLED
    PULL-IN OF CHB PH2 =========================DISABLED
    PULL-IN OF CHB PH3 =========================DISABLED
    PULL-IN OF CHB PH4 =========================DISABLED
    PULL-IN OF CHB PH5 =========================DISABLED
    
    EPU II PHASE CONTROL =======================AUTO
    CPU VOLTAGE ================================1.375V
    LOAD-LINE CALIBRATION ======================ENABLED
    CPU PLL VOLTAGE  ===========================1.55V
    FSB TERMINATION VOLTAGE  ===================1.39V
    CPU GTLVREF 0 ============================== +40
    CPU GTLVREF 1 ==============================AUTO
    CPU GTLVREF 2 ==============================AUTO
    CPU GTLVREF 3 ==============================AUTO
    NB GTLVREF =================================AUTO
    NORTH BRIDGE VOLTAGE =======================1.63V
    DRAM VOLTAGE ===============================2.10V
    NB DDRVREF =================================+12.5
    DDR3 CHANNEL A VREF ========================+12.5
    DDR3 CHANNEL B VREF ========================+12.5
    SOUTH BRIDGE 1.5 VOLTAGE ===================1.55V
    SOUTH BRIDGE 1.05 VOLTAGE ==================1.07V
    CPU SPREAD SPRECTRUM =======================DISABLED
    PCIE SPREAD SPECTRUM =======================DISABLED
    thanks to your your tips I managed to pull off one tRD lower at 8 up to around 563fsb 5:8 tRD 8 with 900mhz 7-7-7-18 but needed around NB volts of 1.63-1.65v and vdimm around 1.93v.

    What helped get me past memtest86+ test #3, #4 and #7 loop stability was NB GTL VREF and DDR VREF of +30mv and +12.5mv respectively with CPU Skew of 300ps. Difference was huge compared to not even being able too boot at 501FSB 808mhz 7-7-7-18 tRD 8 without these adjustments.

    But can't seem to get past >563FSB 5:8 with tRD 8 with D9JNM at 7-7-7-18/21 while trying to keep NB volts <1.65v (NB temps in bios around 55-61C).

    BTW, what is CTMod ??
    Last edited by eva2000; 03-15-2009 at 01:49 PM.
    ---

Tags for this Thread

Bookmarks

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •