just keep vtt under 0.3v above vcc and you wont have a problem. once u increase potential across cpu landing pin input voltages u gradually begin to risk stressing the silicon as it tries to cope with constant differences between vcc and vtt which is used for input buffer threshold on low/high swings.