MMM
Results 1 to 25 of 677

Thread: How to set up GTL Ref Values for 45nm & 65nm

Threaded View

  1. #10
    Xtreme Addict
    Join Date
    May 2008
    Location
    Land of Koalas and Wombats
    Posts
    1,058
    its relative to vNB. Higher GTLREF voltage = higher likelyhood of noise in signal. CPUPLL should generally be about 0.3-0.4v higher than vCC. vTT depends on what vCC and vNB are. Safe limit of vTT would probably be around 115-120% of vCC. Safe limit of CPUPLL, just make sure the differential between vCPU_PLL and vCC are not larger than 0.3-0.4v. Keep vCPU_PLL under 1.7-1.8v if you are concerned.
    Last edited by mikeyakame; 10-08-2008 at 12:04 AM.

    DFI LT-X48-T2R UT CDC24 Bios | Q9550 E0 | G.Skill DDR2-1066 PK 2x2GB |
    Geforce GTX 280 729/1566/2698 | Corsair HX1000 | Stacker 832 | Dell 3008WFP


Bookmarks

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •