I wish i understood this phenomenon better.

Is this an issue that has always been present, or is it a result of the move to an integrated memory controller?

I thought that the way around this was separate voltage regulation/phases for the memory, thus making it independent of the CPU voltage and visa-versa. Am i on the right track?