
Originally Posted by
Macadamia
They can't really shrink to much efficiency, they have to get a balance between the bus width (too big) and ROP count (too much). 384bit + GDDR5 in the future seems to be the best balance, otherwise they'd still have to use a 400+mm^2 die in 40nm!
Bookmarks