informal
Go laugh on the floor at yourself.
http://www.techarp.com/showarticle.a...tno=424&pgno=2
This cache is 32-way set associative and is based on a non-inclusive victim cache architecture.
This is from BIOS and Kernel Developer's Guide for AMD Family 10h Processors documentation.
Reply With Quote
Bookmarks