Quote Originally Posted by TigeriS View Post
AMD noted that the memory controler will be clocked a lil' higher than the core it self. That may have something to do with it.
Yes, but memory controller is connected with L3 cache (same power plane), not L2...