Quote Originally Posted by ZX2Slow View Post
Are these results ok? Is this a result of the higher density memory or the loose secondary and tertiary timings?
It's a result of losser sub-timings which high density modules require for stability.