Wow... really?
One allows the ASIC to be clocked as high as possible but makes certain it stays within TDP limits and gives consistent performance across the vast majority of situations.
The other keeps the base clock relatively low to make certain it stays within the TDP limits in the outlier situations and tries to dynamically change clocks when not in those situations.
Bookmarks