Quote Originally Posted by Opteron146 View Post
You maybe mean the write (combining) buffer to the L2 which is needed because the L1 is write through?
i spent most the day looking for it yesterday it was trace cache.
even sandy bridge using something similar