same as any other operand. If it cannot be sheduled at the same cycle it will be sheduled the next cycle.
So if cpu 1 needs 6cycles for one AVX instruction it will need 7cycles to do 2 AVX ops
Also with FMAC BD can do 8. SB can do 12 if they are different types but that rate is not sustainable.




Reply With Quote

Bookmarks