
Originally Posted by
Aten-Ra
Well again only for theoretical maximum, it would be very difficult to have 4x micro-ops from a single thread in order to feed all 4 FPU pipes.
Remember the design is been optimized for multithread/multitask and not single thread like Intel's Core architecture (per core).
Bookmarks