MMM
Results 1 to 25 of 270

Thread: AMD Bulldozer server info

Hybrid View

  1. 02-11-2011, 11:07 PM #1
    mAJORD
    mAJORD is offline
    Xtreme Addict
    Join Date
    Jan 2007
    Location
    Brisbane, Australia
    Posts
    1,264
    Quote Originally Posted by JumpingJack View Post
    3 level cache is nothing new, several non-x86 designs employed a 3 level cache hierachy, the first 3 level cache x86 CPU was produced by Intel, http://www.dailytech.com/16MB+of+L3+...rticle2564.htm didn't help much it was still craptastic netburst.

    First on-die L3 Perhaps Many Processors before utilised off chip L3 caches
    Reply With Quote Reply With Quote
  2. 02-11-2011, 11:55 PM #2
    JumpingJack
    JumpingJack is offline
    Xtreme Mentor
    Join Date
    Mar 2006
    Posts
    2,978
    Send a message via MSN to JumpingJack Send a message via Skype™ to JumpingJack
    Quote Originally Posted by mAJORD View Post
    First on-die L3 Perhaps Many Processors before utilised off chip L3 caches
    Precisely. L3 cache is not an invention either AMD or Intel can lay claim to. But, in fact, Intel did employ a L3 LLC as a first for x86.
    One hundred years from now It won't matter
    What kind of car I drove What kind of house I lived in
    How much money I had in the bank Nor what my cloths looked like.... But The world may be a little better Because, I was important In the life of a child.
    -- from "Within My Power" by Forest Witcraft
    Reply With Quote Reply With Quote
« Previous Thread | Next Thread »

Bookmarks

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •  

Forum Rules