So, from the chio's mArch diagram, no decoupled TMUs means a 120 TMUs chip ??