Quote Originally Posted by HKPolice View Post
Please do a clock for clock bench between the C0 and D0, I think Intel could've played with the L2 cache timings again.

im running it now,just give me a day to post everything