Please do a clock for clock bench between the C0 and D0, I think Intel could've played with the L2 cache timings again.