it still puzzels me why there is a hole of 50mhz... i would understand if the cpu wont cold boot at 200mhz bclck... reminds me to the FSB holes in the first 965p chipsets/C2D.