Intel Xeon 5570: Smashing SAP records.

[accord99]

I love how "Intel used L3 first on the P4" yet don't recall the K6-III that had L3 and that was where the TLB error came from and was never fixed.

Of course, the L3 cache on the K6-3 was on the motherboard and not on the CPU die itself.