Hey guys, here is where I am right now and have reached a stumbling block on moving forward. Any suggestions? I fail Prime95 "Blend" after several minutes beyond these settings. This is stable.

PHP Code:

Ai Overclock Tuner: Manual
OC From CPU Level Up: Auto
Ratio CMOS Setting: 8
FSB Frequency: 460
CPU Clock Skew: Normal
NB Clock Skew: Normal
FSB Strap to North Bridge: 333
DRAM Frequency: DDR2-1105MHz

DRAM CLK Skew on Channel A1: Advance 300ps
DRAM CLK Skew on Channel A2: Advance 300ps
DRAM CLK Skew on Channel B1: Advance 300ps
DRAM CLK Skew on Channel B2: Advance 300ps
DRAM Timing Control: Manual

1st Information: 

CAS# Latency: 5 DRAM Clocks
DRAM RAS# to CAS# Delay: 5 DRAM Clocks
DRAM RAS# Precharge: 5 DRAM Clocks
DRAM RAS# Activate to Precharge: 15 DRAM Clocks
RAS# to RAS# Delay:  Auto
Row Refresh Recycle Time: 55 DRAM Clocks
Write Recovery Time: Auto
Read to Precharge Time: Auto

2nd Information:

Read to Write Delay (S/D): Auto
Write to Read Delay (S): Auto
Write to Read Delay (D): Auto
Read to Read Delay (S): Auto
Read to Read Delay (D): Auto
Write to Write Delay (S): Auto
Write to Write Delay (D): Auto







3rd Information:

Write to PRE Delay: Auto
Read to PRE Delay: Auto
PRE to PRE Delay: Auto
All PRE to ACT Delay: Auto
All PRE to REF Delay: Auto
DRAM Static Read Control: Enabled
DRAM Read Training: Auto
MEM. OC Charger: Auto
Ai Clock Twister: Stronger
Ai Transaction Booster: Manual

Common Performance Level: 8
Pull-in of CHA PH1: Disabled
Pull-in of CHA PH2: Disabled
Pull-in of CHA PH3: Disabled
Pull-in of CHB PH1: Disabled
Pull-in of CHB PH2: Disabled
Pull-in of CHB PH3: Disabled

PCIE Frequency: 101

CPU Voltage: 1.4250
CPU PLL Voltage: 1.50
FSB Termination Voltage: 1.33850
DRAM Voltage: 2.14450
North Bridge Voltage: 1.39150
South Bridge 1.5 Voltage: 1.50
South Bridge 1.1 Voltage: 1.10

CPU GTL Reference (0): +20mv
CPU GTL Reference (1):-15mv
CPU GTL Reference (2): +20mv
CPU GTL Reference (3): -15mv
NB GTL Reference: Auto
DDR2 ChA Reference Voltage: Auto
DDR2 ChB Reference Voltage: Auto
North Bridge DDR Reference: Auto









CPU Configuration:

Ratio CMOS Setting: 8
C1E Support: Disabled
Max CPUID Value Limit: Disabled
Intel Virtualization Tech: Disabled
CPU TM Function: Disabled
Execute Disable Bit: Disabled

Load-Line Calibration: Enabled
CPU Spread Spectrum: Disabled
PCIE Spread Spectrum: Disabled