That's because on most Intel chipsets you cannot change CAS Latency ( tCL ) after POSTing ( in windows/linux, etc )