Intel is adopting a better fsb, by using Nehalem architecture no? "The chip will have 8MB of shared L2 cache, simultaneous multi-threading (the ability to execute two threads per core,) support for Intel's Common System Interface, and an integrated memory controller." Just have to wait until 2008?Originally Posted by brentpresley
Bookmarks