Results 1 to 25 of 506

Thread: Evga Voltage Tuner

Hybrid View

  1. #1
    Xtreme Addict
    Join Date
    May 2008
    Location
    Land of Koalas and Wombats
    Posts
    1,058
    Quote Originally Posted by W1zzard View Post
    on the gtx 285 (ISL6327CRZ) nvidia most probably connected some GPIO pins to the VID input pins but this will give you like 3 or 4 selectable voltages in a rather small range. it will definitely not be what you can get with the i2c based chips.
    That makes a lot of sense Wiz!

    Something along those lines would be executed by controlling say 3 or 4 dedicated GPIO pins which would be used to assert/deassert the VID pins based on the required voltage table bit mask to obtain 3 or 4 preset Performance Level VIDs? Ie. use different open GPIO pin combination to get 4 bit mask range, 00 01 10 11 of which each has a preset VID entry to connect VID0-VID7 pins based on what Voltage Table mask is needed to output each performance level voltage.

    I'm not all that knowledgable on the GPIO functionality so I've just taken a stab at how i think it may be done, feel free to correct me if i've missed the target heh.
    Last edited by mikeyakame; 02-07-2009 at 07:24 AM.

    DFI LT-X48-T2R UT CDC24 Bios | Q9550 E0 | G.Skill DDR2-1066 PK 2x2GB |
    Geforce GTX 280 729/1566/2698 | Corsair HX1000 | Stacker 832 | Dell 3008WFP


  2. #2
    Registered User
    Join Date
    Feb 2006
    Posts
    38
    Quote Originally Posted by mikeyakame View Post
    That makes a lot of sense Wiz!

    Something along those lines would be executed by controlling say 3 or 4 dedicated GPIO pins which would be used to assert/deassert the VID pins based on the required voltage table bit mask to obtain 3 or 4 preset Performance Level VIDs? Ie. use different open GPIO pin combination to get 4 bit mask range, 00 01 10 11 of which each has a preset VID entry to connect VID0-VID7 pins based on what Voltage Table mask is needed to output each performance level voltage.

    I'm not all that knowledgable on the GPIO functionality so I've just taken a stab at how i think it may be done, feel free to correct me if i've missed the target heh.
    Correct. But normally amount of such GPIO controlable pins is reduced to required minimum during the PCB design (the rest VRM's VID pins are hardwired), so normally there is just 1 GPIO pin connected to VRM if 2 different voltages are needed, 2 pins if up to 4 voltages are needed etc. So maximum you can expect is having limited set of fixed voltages. And the maximum one is normally aready in use.

  3. #3
    Xtreme Member
    Join Date
    Jul 2005
    Location
    NJ
    Posts
    291
    Quote Originally Posted by Unwinder View Post
    Correct. But normally amount of such GPIO controlable pins is reduced to required minimum during the PCB design (the rest VRM's VID pins are hardwired), so normally there is just 1 GPIO pin connected to VRM if 2 different voltages are needed, 2 pins if up to 4 voltages are needed etc. So maximum you can expect is having limited set of fixed voltages. And the maximum one is normally aready in use.
    Hope this isnt the case with the 285, but thanks for sharing this info Unwinder, much appreciated!
    Lian-Li V1000B || i5 2500k || Gigabyte P67-UD4 || 4GB Dominator 1600s || eVGA GTX 570 || 60GB OCZ Vertex || Corsair HX850

Bookmarks

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •