Looks like that board doesn't have latency boundary settings, which makes it easier to set all of the tertiary timings to loose values. I would suggest setting DRAM CLK Period to 14.