View Poll Results: AMD do not allow preliminary Bulldozer cpu reviews. This is:

Voters
264. You may not vote on this poll
  • Right strategy

    123 46.59%
  • Wrong strategy

    82 31.06%
  • I do not know

    59 22.35%
Results 1 to 25 of 289

Thread: AMD to start Bulldozer AM3+ production by March 2011, launch in April 2011

Threaded View

  1. #11
    Xtreme Addict
    Join Date
    Jan 2005
    Posts
    1,366
    Quote Originally Posted by nn_step View Post
    Actually hyper-threading was criticized for being energy-inefficient.For example, ARM has stated SMT can use up to 46% more power than dual core designs.
    Adding performance feature will add some power consumption. This is natural. I can't comment ARM design, but SB is very efficient even with HT.


    Furthermore, they claim SMT increases cache thrashing by 42%, whereas dual core results in a 37% decrease.
    Cache trashing is mostly function of cache size and quality of software. In fact Bulldoser will be affected in the same way as SB with HT since each module uses shared cache (while dedicated L1 was reduced to just 16k).

    Not to mention that in May 2005 Colin Percival demonstrated that a malicious thread operating with limited privileges can monitor the execution of another thread through their influence on a shared data cache, allowing for the theft of cryptographic keys.

    Hyperthreading is largely a strong negative effect to any system.
    Well... This is funny. In fact, no absolutely secure hardware exists. There was introduced Blue Pill malware which uses security holes in AMD virtualization technology. Can we say AMD-V is a "strong negative effect" to any system?

    Update:
    Since you used wikipedia as your source of information, I just want to add a sentence which you forgot to copy:

    In May 2005 Colin Percival demonstrated that a malicious thread operating with limited privileges can monitor the execution of another thread through their influence on a shared data cache, allowing for the theft of cryptographic keys.[15] Note that while the attack described in the paper was demonstrated on an Intel Pentium 4 processor with HTT, the same techniques could theoretically apply to any system where caches are shared between two or more non-mutually-trusted execution threads; see also side channel attack.

    Also:
    In 2010, ARM has stated that it will include simultaneous multithreading in its chips in the future.
    Last edited by kl0012; 01-05-2011 at 01:43 PM.

Bookmarks

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •