The current Nano *is* a 65nm design - you can't blame them for process size. TSMC/GloFo have their hands full as it is without VIA trying to get on the 45/40nm boat...