How does this even make sense? You're splitting more and more PCIE lanes off one parent lane each time ... what?