MMM
Results 1 to 25 of 199

Thread: AMD embraces AVX making a new superset with SSE5(256bit support)

Threaded View

  1. #10
    Xtreme Cruncher
    Join Date
    Jun 2006
    Posts
    6,215
    Having more instructions doesn't mean much if most of them won't be used much(if at all) .AMD weighted in and decided to incorporate some of AVX instructions (probably the most important ones). The big news in spec. is the FMA addition + 4 operand instructions with 256bit vector support .
    The AVX will also mean jack(pardon my french ) if it is not coded for. We have even SSSE3(16 new instr.) for 3 years now and SSE4.1(47) for 2 years and both of spec. documents much earlier than that and how many applications actually use any of those?

    As for the FPU comment,I believe Macadamia was referring to SIMD.
    Last edited by informal; 05-02-2009 at 01:19 AM.

Bookmarks

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •