Quote Originally Posted by MSIman View Post
and guys can you tell me about the TLB problem with 9500? i didn' have much problems with my processor so do i have to apply that TLB fix?
When you get bored, do a quick search, there's tons on it.

None of it is relevant to us unless you start to get stock crashes, so don't worry about it.

Quote Originally Posted by Rammsteiner View Post
KTE, But now it turns out that one bad core might be the problem of all the freezing... What would the SB750 bring us. Just better OC'ing in general for the cores which can run higher?
I've no idea, honestly

Here's my best [current] stable setting so far, had many BSODs and other software problems before it.

2900-2900-2700-2800 1.296v ID / 1.280v LD
Power change from stock - 8W AC

Click image for larger version. 

Name:	passm6.1.png 
Views:	741 
Size:	133.9 KB 
ID:	77948



Load stable / Idle unstable:

2800-2800-2800-2800
2800-2800-2900-2800
2800-2800-2700-2900

Idle / Load stable (best so far leaving HT stock):

2900-2900-2700-2800

I can easily run 2800 on the 2700 core stock volts, but it'll fail anywhere from between 11-18 hours.

One major thing I want to say is: core numberings are not the same each time after boot, which threw a spanner in my testing for a long time!

Sometimes AOD core2 was core3 in AMD PowerMon/CPUZ/CCPUID, other times, it was other way round and it changed so much between applications randomly.

I then figured out, that generally, CCPUID gets the same core arrangement right, so I use that to change speeds.

Quote Originally Posted by VVJ View Post
Here is what I found while playing with Phenom 9500.

http://jungle.at.tut.by/work/cbidBE_...TPower_4XS.gif

DOWNLOAD NOW
Man, thats just excellent, you're a star
You managed to retrieve the register info into that nifty utility of yours which I've had to work out manually each time, and yep, its a PITA!

That's exactly what I was after - those are maximum theoretical values set by the cores at boot as mentioned in guide

Anyway, two problems: it picks volts/watts in all states perfectly fine.
But it doesn't register core multiplier change after bootup
What it does then is, starts to downclock HT/NB to make up the higher multi speed, i.e.

Click image for larger version. 

Name:	cbid.png 
Views:	737 
Size:	129.4 KB 
ID:	77949

But in the mobility section it picks up multiplier fine but P0 shows wrong speeds:

Click image for larger version. 

Name:	cbdi-new.png 
Views:	739 
Size:	125.6 KB 
ID:	77950

And the P-State 0 value changes real-time: 2700, 2800, 2900, every second or two

The AMD PowerMon shows the correct multis and HT is stock. CoreTemp/CPUZ has the same problem but Arthur/Franck had fixed it earlier.