MMM
Results 1 to 25 of 595

Thread: M3A overclocking

Threaded View

  1. #11
    Xtreme Addict
    Join Date
    Sep 2007
    Location
    Munich, DE
    Posts
    1,401
    Quote Originally Posted by justapost View Post
    I took a look in the linux kernel sources. The function whom is affected by the linux-tlb patch gets called for core0 only. I'll inspect the msr registers in linux now.
    The registers all showed the modified value. The patch adds a note to the kernel log if it changes the msr registers.

    Here is the excerpt of the log for cores 1-3, core 0 get's called on an earlier stage.
    Code:
    SMP alternatives: switching to SMP code
    Booting processor 1/4 APIC 0x1
    Initializing CPU#1
    Calibrating delay using timer specific routine.. 4400.40 BogoMIPS (lpj=8800810)
    CPU: L1 I Cache: 64K (64 bytes/line), D cache 64K (64 bytes/line)
    CPU: L2 Cache: 512K (64 bytes/line)
    CPU 1/1 -> Node 0
    AMD erratum 298 bios fix disabled
    CPU: Physical Processor ID: 0
    CPU: Processor Core ID: 1
    AMD Phenom(tm) 9500 Quad-Core Processor stepping 02
    SMP alternatives: switching to SMP code
    Booting processor 2/4 APIC 0x2
    Initializing CPU#2
    Calibrating delay using timer specific routine.. 4400.39 BogoMIPS (lpj=8800788)
    CPU: L1 I Cache: 64K (64 bytes/line), D cache 64K (64 bytes/line)
    CPU: L2 Cache: 512K (64 bytes/line)
    CPU 2/2 -> Node 0
    AMD erratum 298 bios fix disabled
    CPU: Physical Processor ID: 0
    CPU: Processor Core ID: 2
    AMD Phenom(tm) 9500 Quad-Core Processor stepping 02
    SMP alternatives: switching to SMP code
    Booting processor 3/4 APIC 0x3
    Initializing CPU#3
    Calibrating delay using timer specific routine.. 4400.45 BogoMIPS (lpj=8800903)
    CPU: L1 I Cache: 64K (64 bytes/line), D cache 64K (64 bytes/line)
    CPU: L2 Cache: 512K (64 bytes/line)
    CPU 3/3 -> Node 0
    AMD erratum 298 bios fix disabled
    CPU: Physical Processor ID: 0
    CPU: Processor Core ID: 3
    AMD Phenom(tm) 9500 Quad-Core Processor stepping 02
    Brought up 4 CPUs
    You can see the patch get's applied for each core in opposite to my first adoption.
    Aint there no simple assembler commando to select the cpu? Don't know much about bios coding, I assumed you change the jump target in the gui part of the bios to a place where you have stored your modified machine code.
    Last edited by justapost; 02-04-2008 at 06:44 AM.

Bookmarks

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •