The tighter timings yield a 10mhz increase in clock speed with no errors in ATITool with NO VOLTAGE CHANGE. And yes, 1.4ns timings are tighter as they are used in a lower speed-binned part (700mhz).

Here is the spec sheet: http://www.qimonda.com/download.jsp?...rev110_www.pdf