MMM
Results 1 to 25 of 1660

Thread: New Memory Tweaker for Intel Chipsets

Hybrid View

  1. #1
    Xtreme Legend
    Join Date
    Mar 2006
    Location
    France
    Posts
    599
    I replaced this timing by performance level on 965/P35 cause it's not indicate in P35 datasheet and PL have a great impact on performance (Contrary to CS# to MCH-ODT Latency).
    Also I don't want to add to much timings...

  2. #2
    Xtreme Member
    Join Date
    Jun 2005
    Location
    Greece
    Posts
    212
    Quote Originally Posted by FELIX View Post
    I replaced this timing by performance level on 965/P35 cause it's not indicate in P35 datasheet and PL have a great impact on performance (Contrary to CS# to MCH-ODT Latency).
    Also I don't want to add to much timings...
    yeah,but we want much timmigns :p

Bookmarks

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •