Integrated support for SMT four processing cores with multiple threads, allowing up to 8 simultaneous threads per processor core of L1 is 64KB, which includes 32KB +32 KB instruction data on each core has 256KB of L2 cache, 8MB of L3 four core shared cache Bloomfield core structure diagram