how can they be retarded? the way i see it they're going for a die shrink from 50nm to 40nm and 35nm[later this yr]
Reducing the size of the features in DRAM typically increases chip speed
and reduces power consumption, as well as lowering production costs as more chips
can be made from each silicon wafer.
Bookmarks