Results 1 to 25 of 2960

Thread: Live MB OC Report :: ASUS Rampage Extreme

Hybrid View

  1. #1
    Dave's Mentor!
    Join Date
    May 2007
    Location
    montreal
    Posts
    5,247
    glts dont look right
    and if you clocking 2x2 stix with quad go pray to god

    CPU GTLVref(0) [+90mV] 60
    CPU GTLVref(1) [+50mV]50
    CPU GTLVref(2) [+90mV]50-60
    CPU GTLVref(3) [+50mV]50-60
    NB GTLVref [+60mV 40-60

    maximus IV extreme gtx580
    gigabut p67-ud7
    p67 sabertooth
    2500k+2600k
    antec 1200watt
    EVGA classified 760
    920 Batch# 3849B018 4.985ghz@1.52v gtx285 ftw sli
    OCZ3RPR1866LV6GK hypers
    dfi ut p35 rampage extreme
    gigabut p35c-ds3r bios suks
    gigabut x38-d6q dead thank god
    ballistix 8500 1240mhz@2.02v

  2. #2
    Registered User
    Join Date
    Aug 2008
    Posts
    3
    Thanks for the help...

    It seems that in order to operate with 9x multiplier i need 1.42v on my cpu but as a 45nm cpu this is not very good...moreover while fpu stressing i noticed temps from 45 idle going up to 96 in just a few seconds...

    I lowered my multiplier to 8 changed my gtls to 60 50 60 50 60
    and cpu voltage to 1.35v

    With that settings i am able to run fpu with no probles and max temps of 86...

    As for my previous gtls i tried the small excel application i found in the forum
    (i am a newbee BTW)

    My rams are 2 sticks of 1GB though.

    Finally, for PSU i use a Tagan PipeRock TG1100-BZ 1100w so i do not think i have any issue with power.

    right now my bios settings are:
    Code:
    Rampage Extreme 1202 Bios Template
    
    Extreme Tweaker
    
    Ai Overclock Tuner           [Manual]
    OC From Memory Level Up      [Auto]
    FSB Frequency                [450]
    CPU Ratio Setting            [8]
    
    > CPU configuration 
    CPU Ratio Setting            [8]
    C1E Support                  [Disabled]
    CpU TM Function              [Enabled]
    Max CPUID Value Limit        [Disabled]
    Vanderpool Technology        [Enabled]
    Execute Disable Bit          [Enabled]
    Core MultiPprocessing        [Enabled]
    
    * CPU clock skew             [Delay 300ps]
    * NB clock skew              [Delay 100ps]
    FSB Strap to North Bridge    [400]
    PCIE Frequency               [100]
    DRAM Frequency               [1800] 
    DRAM Command Rate            [2N]
    DRAM Timing Control          [Manual]
    
    1st information
    CAS# Latency                 [9]
    RAS# to CAS# Delay           [9]
    RAS# PRE Time                [9]
    RAS# ACT Time                [24]
    RAS# to RAS# Delay           [Auto]
    REF Cycle Time               [Auto]
    WRITE Recovery Time          [Auto]
    READ to PRE Time             [Auto]
    
    2nd information
    READ to WRITE Delay(S/D)     [Auto]
    WRITE to READ Delay(S)       [Auto]
    WRITE to READ Delay(D)       [Auto]
    READ to READ Delay(S)        [Auto]
    READ to READ Delay(D)        [Auto]
    WRITE to WRITE Delay(S)      [Auto]
    WRITE to WRITE Delay(D)      [Auto]
    
    3rd information
    WRITE to PRE Delay           [Auto]
    READ to PRE Delay            [Auto]
    PRE to PRE Delay             [Auto]
    ALL PRE to ACT Delay         [Auto]
    ALL PRE to REF Delay         [Auto]
    
    DRAM Static Read Control     [Disabled]
    DRAM Dynamic Write Control   [Disabled]
    
    > DRAM Skew Control : 
    DRAM CMD Skew on Channel A   [Auto]
    DRAM CLK Skew on DIMM A1     [Auto]
    DRAM CLK Skew on DIMM A2     [Auto]
    DRAM CTL Skew on DIMM A1     [Auto]
    DRAM CLT Skew on DIMM A2     [Auto]
    
    DRAM CMD Skew on Channel B   [Auto]
    DRAM CLK Skew on DIMM B1     [Auto]
    DRAM CLK Skew on DIMM B2     [Auto]
    DRAM CTL Skew on DIMM B1     [Auto]
    DRAM CTL Skew on DIMM B2     [Auto]
    
    Ai Clock Twister             [Moderate]
    Ai Transaction Booster       [Manual]
    
    (-- Manual --)
    
    Common Performance Level     [10]
    
    Pull in of CHA PH1           [Disabled] 
    Pull in of CHA PH2           [Disabled]
    Pull in of CHB PH1           [Disabled]
    Pull in of CHB PH2           [Disabled]
    
    (-- Manual --)
    
    EPU II Phase Control         [Auto]
    
    *** Please key in numbers or select voltage!***
    CPU Voltage                  [1.35]
    Load-Line Calibration        [Auto]
    CPU PLL Voltage              [1.51106]
    FSB Termination Voltage      [1.31]
    CPU GTLVref(0)               [+60mV]
    CPU GTLVref(1)               [+50mV]
    CPU GTLVref(2)               [+60mV]
    CPU GTLVref(3)               [+50mV]
    NB GTLVref                   [+60mV]
    North Bridge Voltage         [1.51]
    DRAM Voltage                 [1.85]
    NB DDRVref                   [Auto]
    DDR3 Channel A Vref          [Auto]
    DDR3 Channel B Vref          [Auto]
    South Bridge 1.5 Voltage     [1.51106]
    South Bridge 1.05 Voltage    [1.06039]
    
    ******************************************
    CPU Spread Spectrum          [Disabled]
    PCIE Spread Spectrum         [Disabled]
    I am about to check for FSB 470 and multiplier 8.5 to see what happens...
    Thanks again for any help given!

  3. #3
    Dave's Mentor!
    Join Date
    May 2007
    Location
    montreal
    Posts
    5,247
    zpower go for 475x9 1.3-1.4v it can be done easy
    dont be scared to give more cpu vtt 1.4v

    maximus IV extreme gtx580
    gigabut p67-ud7
    p67 sabertooth
    2500k+2600k
    antec 1200watt
    EVGA classified 760
    920 Batch# 3849B018 4.985ghz@1.52v gtx285 ftw sli
    OCZ3RPR1866LV6GK hypers
    dfi ut p35 rampage extreme
    gigabut p35c-ds3r bios suks
    gigabut x38-d6q dead thank god
    ballistix 8500 1240mhz@2.02v

Tags for this Thread

Bookmarks

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •