ok, so according to anandtech it's more like this-
That seems likeliest. The sideport probably communicates certain information to improve scaling and performance while the bridge chip is used to communicate with the PCI-E interface (which is necessary). So it won't be CF on the chip but a different method.
Bookmarks