Page 5 of 5 FirstFirst ... 2345
Results 101 to 115 of 115

Thread: MemSet for A64

  1. #101
    Registered User
    Join Date
    May 2007
    Location
    Norway
    Posts
    67
    Quote Originally Posted by FELIX View Post
    OK, you are right
    I'll fix it today and update memset soon.

    I probably mistake it for K10 datasheet, wich indicate: "This field is ignored if(dynPageCloseEn=0)"
    That's great! Btw, my comment is also valid for socket 754/939. I just learned from your homepage that those platforms are supported as well. Memset's gotta be the most versatile tool I ever used!

  2. #102
    Xtreme Legend
    Join Date
    Mar 2006
    Location
    France
    Posts
    599
    You can use this version: MemSet35beta.exe
    DCC_EN working has been fixed.
    WebSite: www.Tweakers.fr


  3. #103
    Xtreme Legend
    Join Date
    Mar 2006
    Location
    France
    Posts
    599
    Here is the 3.5 finale version: MemSet.exe

    What news:
    -Add support for NVidia NForce 650 Ultra & NForce 790 chipsets.
    -Add support for Intel PM965/GM965 (Mobile) chipsets.
    -Add support for Intel P45 chipsets.
    -Add spd informations for Intel chipsets with DDR/DDR2/DDR3.
    -Add some higher timings values for 965/P35/X38 chipsets.
    -Add reading some frequency with AMD Phenom CPU.
    -Add Intel X48 detection ID.
    -Improve reading memory frequency with Intel extreme CPU.
    -Improve reading Command Rate with intel P35/X38 on some boards.

    Tell me if you find bug or problem...
    WebSite: www.Tweakers.fr


  4. #104
    Xtreme Enthusiast
    Join Date
    Aug 2003
    Posts
    567
    FELIX,
    Does your software configure both DCTs of Phenom in ungaged mode?

  5. #105
    Xtreme Legend
    Join Date
    Mar 2006
    Location
    France
    Posts
    599
    ...yes, both DCTs are configured in unganged mode; it seem that you can check it with Sandra SiSoftware.
    But it's not possible to change DCT A and DCT B separately.
    Eventually you can do that with BAR_edit (and datasheet).
    WebSite: www.Tweakers.fr


  6. #106
    Xtreme Enthusiast
    Join Date
    Aug 2003
    Posts
    567
    FELIX
    But it's not possible to change DCT A and DCT B separately.
    It is possible in uganged mode easily. Each DCT has its own configuration register range.

  7. #107
    Xtreme Legend
    Join Date
    Mar 2006
    Location
    France
    Posts
    599
    Quote Originally Posted by VVJ View Post
    FELIX

    It is possible in uganged mode easily. Each DCT has its own configuration register range.
    ...yes, but not with memset.
    WebSite: www.Tweakers.fr


  8. #108
    Xtreme Enthusiast
    Join Date
    Aug 2003
    Posts
    567
    FELIX,
    I am sorry, I do not know whether your software supports Phenom, but it is not recommended to set timings for one DCT only in uganged mode. It may cause some unpredicted behavior of the system! Be careful!

  9. #109
    Xtreme Legend
    Join Date
    Mar 2006
    Location
    France
    Posts
    599
    I try to explain clearly:
    For example, if you change tRAS to 12 instead of 10 in unganged mode with memset,
    of course tRAS on DCT A and DCT B will be change.

    But it's not possible to change tRAS to 12 on DCTA and 11 on DCTB,
    contrary at what it's possible to do with memset on Intel chipset;
    WebSite: www.Tweakers.fr


  10. #110
    Xtreme Addict
    Join Date
    Jan 2008
    Location
    Vancouver,British Columbia, Canada
    Posts
    1,178
    Hey Felix I have this 4gb kit and it seems to be "missing" the JEDEC spec on one
    of the modules. Also on 2 out of 3 boards it only shows up as "single" channel.
    One of the boards (Asus M3a) pops a message on the start up: SPD byte 23 or 25 missing. Do you have any ideas? Thanks in advance
    Attached Thumbnails Attached Thumbnails Click image for larger version. 

Name:	NoJEDEC.jpg 
Views:	801 
Size:	195.8 KB 
ID:	78613  


    World Community Grid's mission is to create the world's largest public computing grid to tackle projects that benefit humanity.
    Our success depends upon individuals collectively contributing their unused computer time to change the world for the better.

  11. #111
    Xtreme Legend
    Join Date
    Mar 2006
    Location
    France
    Posts
    599
    Probably your spd is corrupted on Slot 1.
    Byte 23 is "minimum Cycle Time at CL - 1"
    Try to compare the spd of both module with SPDTool,
    and eventually try to re-write the wrong spd with it.
    WebSite: www.Tweakers.fr


  12. #112
    Xtreme Addict
    Join Date
    Jan 2008
    Location
    Vancouver,British Columbia, Canada
    Posts
    1,178
    Quote Originally Posted by FELIX View Post
    Probably your spd is corrupted on Slot 1.
    Byte 23 is "minimum Cycle Time at CL - 1"
    Try to compare the spd of both module with SPDTool,
    and eventually try to re-write the wrong spd with it.

    Many thanks
    The modules were like this when I opened the "box",about 2 weeks ago.
    Laying on the shelf for too long could have done that maybe?
    It's my first 4gb kit, if all goes well (with the tool) I might get another one as it boots @ 1066 native mode with the Phenom easily.

    Thanks again Felix

    Edit*******
    Update:
    It worked -like magik
    Last edited by SocketMan; 05-14-2008 at 04:05 PM.


    World Community Grid's mission is to create the world's largest public computing grid to tackle projects that benefit humanity.
    Our success depends upon individuals collectively contributing their unused computer time to change the world for the better.

  13. #113
    Xtreme Legend
    Join Date
    Mar 2006
    Location
    France
    Posts
    599
    a new soft: CPU-Tweaker.zip

    Note that it's a new version wich support only NHM and K10 CPU (with integrated Memory Controller).
    The interface is the same for both CPU, and I use WinRing0 driver now (unstead tvicport in memset).

    For K10: -reading frequency is more accurate and some frequency reading was added.
    -it's always possible to change Maximum Read latency, but independently for each channel.

    Infortunaly, don't work in write for NHM.
    WebSite: www.Tweakers.fr


  14. #114
    Xtreme Member
    Join Date
    Jan 2007
    Posts
    211
    Works nicely.




    Operating System Microsoft Windows Vista Ultimate X64 6.0.6001 (Vista Retail)
    CPU Type QuadCore AMD Phenom Black Edition 9850
    Motherboard Chipset nVIDIA nForce 570 SLI, AMD K10
    System Memory 4096 MB (DDR2-800 DDR2 SDRAM)
    The Boss = AMD8120FX - CHV - 16GB DDR3 Vengence 1600LV@1866C9 - AMD7970 - Corsair 850W PSU Corsair FGT-120Gb - Samsung F1 500GB x 2 - Samsung F3 1TB x 1 - Thermaltake Caesar III
    The Workhorse = AMD955BE - Scythe Ninja Rev2 - CHF-III - 16GB DDR3 Vengence 1600LV - AMD6870 - Corsair 430W PSU Corsair F40A - Samsung F1 500GB x 2 - Samsung F3 1TB x 2
    The Slave = AMD Phenom 9850BE - M3A79-T Deluxe - 4Gb OCZ Blade LV DDR2-1150 - Tagen 480W PSU - XFX AMD5670 - Samsung F1 500GB - Coolermaster 330
    The Apprentice = AMD PhenomII 550BE - XFX890GX - 4Gb Corsair XMS2 DDR2-800 - Seagate ST3160316AS - The Unknown Chassis

  15. #115
    Xtreme Legend
    Join Date
    Mar 2006
    Location
    France
    Posts
    599
    ...a new build: CPU-Tweaker 1.2b4

    -Enable change Core (FID) and UnCore Multipliers on AMD Phenom CPU.
    -Improve Reading frequency.
    -Some little change in the interface.

    but I am not satisfied with this version, perhaps it's time to add a new window with advanced CPU settings.
    WebSite: www.Tweakers.fr


Page 5 of 5 FirstFirst ... 2345

Bookmarks

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •