PLL wasn't intended to be so high. In fact, it might be ideal to have low PLL for... maximum stability. Trust me, my PLL is only at 1.58v for a quad 45nm... and stock 1.50v for a dual 45nm. The only thing that's dying here is my NB chip, which is running at 1.55v versus 1.25v stock.