Interesting about P5K bios. Is that a recent change or has it been that way since 45nm launch in January?
The lowest PLL setting in the DFI bios is 1.55v. The VTT minimum I think is 1.10v or 1.12v. They added new 45nm GTL table to the bios maybe a month after 45nm on the market.



Reply With Quote
Bookmarks