MMM
Results 1 to 25 of 212

Thread: Intel Details Nehalem uArch Improvements - 256KB L2, 8MB L3 Confirmed

Threaded View

  1. #11
    Xtreme Addict
    Join Date
    Jun 2007
    Location
    Thessaloniki, Greece
    Posts
    1,307
    So nobody noticed how much it resembles K10. IMC, 3-level cache structure, focus on multithreading. I dont think Nehalem is going to improve single-threaded performance much but multithreaded code should get executed a lot faster. Suprisingly L1 cache is still stuck at 64KB. If anything this is potentially going to hurt AMDs server sales although i expect it will be a while before a MP version gets released. **Edit nFETs have always had the higher drive current and still do.**
    Last edited by BrowncoatGR; 03-17-2008 at 02:29 PM. Reason: factual error
    Seems we made our greatest error when we named it at the start
    for though we called it "Human Nature" - it was cancer of the heart
    CPU: AMD X3 720BE@ 3,4Ghz
    Cooler: Xigmatek S1283(Terrible mounting system for AM2/3)
    Motherboard: Gigabyte 790FXT-UD5P(F4) RAM: 2x 2GB OCZ DDR3 1600Mhz Gold 8-8-8-24
    GPU:HD5850 1GB
    PSU: Seasonic M12D 750W Case: Coolermaster HAF932(aka Dusty )

Bookmarks

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •