MMM
Results 1 to 25 of 212

Thread: Intel Details Nehalem uArch Improvements - 256KB L2, 8MB L3 Confirmed

Threaded View

  1. #11
    Xtreme Member
    Join Date
    Sep 2006
    Posts
    498
    P.S. I removed the following slide:



    I mistakenly thought it's for Nehalem (was in the same presentation), but I later found out this on Intel's website:

    Intel AVX: The next step in the Intel instruction set. The instructions will be implemented in the microarchitecture codenamed "Sandy Bridge" in the 2010 timeframe.
    Last edited by Face; 03-17-2008 at 01:55 PM.
    Faceman


Bookmarks

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •