Quote Originally Posted by nn_step View Post
The primary barrier to SOI implementation is the drastic increase in substrate cost, which contributes an estimated 10 - 15% increase to total manufacturing costs but outside of that, there is little reason for difficulties outside of specific implementation details (Z-Ram for Example)
so the use of SOI shouldnt be the reason for the high leakage on the 65nm parts?