Great Job! The AVX is probably not possible (this is only slightly modified K10 core).

I think that AMD could modify the unit's branch prediction (is now a lot of free space next to the L1 Instruction cache and and branch selectors/branch targets).

Sorry for my english. Regards