DPI size is a real problem, due to my compiler; C++-builder don't provide an easy
use of these different size.I will speak with other C++-builder users and try to see what I can do,
but any promise for this.
Printable View
DPI size is a real problem, due to my compiler; C++-builder don't provide an easy
use of these different size.I will speak with other C++-builder users and try to see what I can do,
but any promise for this.
Ok, thanks for the efforts.Quote:
Originally Posted by FELIX
Felix,Quote:
Originally Posted by FELIX
The link above seems to be broken?
Thanks!
Here is the last version: memset34beta3
hi felix,
could you please put back the CS# to MCH-ODT Latency on the next version?
tnx in advance :)
I replaced this timing by performance level on 965/P35 cause it's not indicate in P35 datasheet and PL have a great impact on performance (Contrary to CS# to MCH-ODT Latency).
Also I don't want to add to much timings...
yeah,but we want much timmigns :pQuote:
Originally Posted by FELIX
@FELIX:
beta 4 silently out? (under same file name as beta 3)? changelog, please?
...only some fix for AMD K10, and don't sure it's work.
Hi Felix, will future memset also work on mobile i965 chipsets? Specifically, I am trying to tweak my Acer Extensa 5220. CPU-Z reports the chipset as Intel GM965,rev. C0 and southbridge as Intel 82801HBM (ICH8-ME). MemSET says: NOT FOR THIS CHIPSET..
More info about this notebook ..
http://www.acer.cz/public/page9.do?sp=page4&dau34.oid=30275&UserCtxParam=0&G roupCtxParam=0&dctx1=4&CountryISOCtxParam=CZ&Langu ageISOCtxParam=cs&ctx3=-1&ctx4=%C4%8Cesk%C3%A1+republika&crc=1107776586
I don't really understand why they mention i943GML Express and iGL960 Express - the NB should have iGL960 chipset as it has the new X3100 integrated VGA.
memset don't support 965 mobile chipset for now, perhaps in a next version.
965 mobile chipset completely different that 965 Desktop.
Yeah, take your time, but it would be a welcome addition. Thanx in advance ;)Quote:
Originally Posted by FELIX
:rolleyes: memset34beta3 also for X38 ????
Yes, it works perfectly ;)
Good jobs Felix
Nice find!
Felix is there anyway you could add tWR (Write Recovery Time) for P35 boards? I noticed it's an option in the IP-35 Bios from the anandtech review so it should be in the datasheet.
Thanks again,
Hutch
No, there are not many timings described in the datasheet. Many of them exist, but not in the their proper datasheet. :(
If it only was so easy...
FELIX, so what about a new version of MCHbaredit with the mobile chipsets allowed to work with? I don't think the MCH of 945 is so much different from the desktop analog ;) but this could be used for changing timings for example.
->Hutch: -For Write Recovery time, read post #583 in this thread.
->Antinomy: Normally MchbarEdit work with 945 Mobile chipsets.
Otherwize, a new version coming soon.
:D Felix, 3.4beta working like charme on X38.:up:
Now I need the non-beta version with the ability to save setting at startup,
now spending too much time doing it manually each time.
Coming soon ???
Cheers & go on this way !!!:welcome:
Big thank you,FELIX for your great tool!!!!
i am getting really used to see it as normal that you bring out memset very fast everytime a new mobo is coming out and forgot to thank you for this.
keep up the good work!
thanks from austria
On my 965M laptop, memset3.4 and memset 3.3 don't work. "This chipset is not supported" shown.
3.4beta3 works perfectly on my TF7050M2
agree with camouflage, waiting the 3.4 final version :)
working perfect in 650i...
thks
...a version with save function: memset34beta4. I let it beta for now, until K10 release.
And here is a new version of mchbaredit: BarEdit20beta. Work on all motherboard.
It's allow to change PCI configuration registers (like wpcredit, but only in 32bit),
Extended PCI configuration registers on AMD K10 and MCHBAR on Intel system.
Very good job Felix.
I use Xp64 in a P5W DH, with 4x1 Mushkin XP2 5300, and I have a few problems;
I Cant Change the first number (¿CAS?)
I saved the configuration but when windows Start the timings are the defaults ones.
I like the big fonts, but if I use it, I cant use Memset.
I install the last Beta, and I have the same problems.
Thanks for your amazing program and sorry for my poor english.
Quote:
Originally Posted by FELIX
:up: :up: :up: Felix - Your the man !!! Vive La France !!!
I can't save changes with this beta version. :shrug:Quote:
Originally Posted by FELIX
My chipset NV 630a.
->Anaya, neo2005th: what is happen when you save change?
Otherwize, check that you have an file named MemSave in C/: (C/:MemSave)
and check that you have an icone in the startup folder.
I install the program, i have the c:/memsave folder, memset icon is in startup folder, but the save changes button is deactivated, say: "Del. Save" but is inactive.Quote:
Originally Posted by FELIX
Capture http://i13.tinypic.com/712gehu.jpg
How do you proceed for use the save function on K8!?
I have disabled it on K8/K10 in beta4 for now... :confused:
Sorry i don't learn about that. :p:Quote:
Originally Posted by FELIX
I will continue using the 3.3 version. :D
Finale version coming soon... ;)
cool - can't wait :)Quote:
Originally Posted by FELIX
Proly has been asked before, any support for X38?
yeah the latest Beta 4 works great with X38.
Please, make 965pm support happen in the final version. I can't take it anymore, need more OC :D
Seems Gigabyte X38-DQ6 with F7D bios broke memset again heh wrong memory clock speed detectedQuote:
Originally Posted by FELIX
http://fileshosts.com/intel/Gigabyte...3m22s813ms.png
cpuz dump here
hey eva ,can u change the cas latency ctl .on the DQ6 and beta memset?
ive no problem changing the others .but no go on the top one .
im using ballastics 8500 .
memset has never been able to properly case CAS value on any platform ... i mostly only use memset to display values.. to change i do it from bios ;)
Felix the link for memset34beta4 links to memset34beta3Quote:
Originally Posted by FELIX
Thread is stuck now
Keep the very good work Felix :up:
In the name of all XS comunity, a big thanks for the MemSet tool :clap: :clap: :clap:
what Pedro said and its about time it was stuck :up:Quote:
Originally Posted by Pedro Rocha
hey Felix, thanks for the continued work on Memset. have you thought about perhaps setting up a donation slush fund? just a way for us to financially say thank-you for all your hard work.
also, one suggestion...or i guess you could call it a request. i was wondering if you would be able to write into the program the ability to remember its screen position when it closes? that way when it opens the next time it opens to the spot where it was last closed from. i just found out that CoreTemp does this, only after you enter the settings screen for some reason, but it is kind of nice not having to always move it to the same spot when doing endless screenshots of the same nature.
thanks again Felix...keep up the great support, it is much appreciated :up:
Yeah remember screen position is very useful :D
maybe cpuz and memset authors can work at merging the two apps for one tool for all overclockers to must have - make screenshots alot easier :)
Sticky again: thanks guys. :)
Not Gigabyte problem, but Intel "problem": I use RDTSC for read frequency,Quote:
Originally Posted by eva2000
on most of Intel CPU, this instruction return FSB x max multiplier (9 in your case).
By deduction, in memset I do: Read memory frequency= (RDTSC : max multiplier) x ratio FSB/DRAM.
But with some CPU, RDTSC return FSB x real multiplier.
cpu-z read the multiplier in MSR register, it's the best way but I can't access RDMSR instruction.
Not possible to change Cas# under Windows.Quote:
Originally Posted by vanovich
The link is to beta 4, but the file name says beta 3.
:D Hey Felix,
maybe some more work for You. On X38 chipset DDR3 it shows 2T though I'm running my mem 1T.
But the same bug appears on CPU-Z 1.42...............:confused:
Hope You can fix it.;)
:up:
I'll add support for 965PM in the 3.5 version.Quote:
Originally Posted by Dirton
It's difficult to fix this bug, simply cause Command rate is not documentedQuote:
Originally Posted by camouflage
in datasheet; Seem that it's work with DDR2...
Here is the 3.4 finale version: MemSet.exe
-Add support for Intel X38 chipsets.
-Add support for K10 DDR2 and DDR3.
-Replace Precharge to Precharge delay by Refresh period (tREF) timing,
and add Command Rate detection, on 965 and P35 chipsets.
-Add some timings for K8 DDR2.
Tell me if you find bug or problem...
And here is my new website: www.tweakers.fr
You can find update, some timings explications and others.
Note that it's a beginning, I'll improve it in time... :)
w00t, thanks Felix :)
final catches the mems ok ,but now cpu-z 142 is partly blank .maybe its couse im running 1:2 .thanks felix .http://peecee.dk/index.php?lid=1&aid...2&loadid=83470
to bad abit ix38 cant be set by your precious memset :bsod:Quote:
Originally Posted by FELIX
but thanks for keep updating memset :toast:
I can't seem to get it to save. All I changed via memset was PL from 8 to 7 on a Gigabyte P35 DS3P, made sure memset is in the start up folder, but when I reboot it's always back at PL8 (400x8) ram @ ddr2 500MHz 4-4-4-12. When I go delete save it asks on next reboot to delete it, but the save option never comes back, it always says Del.Save. Do I need to manually delete my saved conf?
Thanks tho FELIX, it's a really handy program.
-E- nvm, it seems to be always PL7 now. But can't delete the saved option still.
...when you click del.save, it ask if you want to save a new config: here click "No" for delete save.
Ty FELIX
:D Nice work Felix - running fine like the last beta, but still buggy with the 1T / 2T option on Intel X38 DDR3:
http://img504.imageshack.us/img504/6827/1t2trp8.jpg
:welcome:
The beta4 and the final, maybe all, haven't run the rest.
Neither update the x38 registers on the IX38-QuadGT. Also this is X64 Vista.
:cool: Felix - just detected another bug, memset seems to have problems with multi above 9:
http://img211.imageshack.us/img211/3...msetbugsq9.jpg
I think it counts this way: 400 x 10 : 9 = 444 x 2 (1:2 divider) = 888.
Looks like memset always counts with the 9ish multi.
Let me know if You need the CPU-Z dump again...........;)
It's been like that for all times when you don't use the native multiplier I thought.
->camouflage: -for command rate, the problem is each manufacturer use
a different way (and register address) for enable/disable this feature.
-For frequency, you can read post #744 in this thread.
Both will be fix soon.... :)
:D Very nice Felix - always happy to help You on Your great work........;)Quote:
Originally Posted by FELIX
:up:
Felix any chance of getting this wonder program working for a Dell 1520 laptop with a GM965 board ?
it worked on my old gateway with a dothan and intel 915 chipset.
...in the 3.5 version (coming soon).
Could you send me a register dump at memset@hotmail.fr
Thank.
email sent!!
Hi there!
Gave Memset a try, made some timings more lose. Pressed SAVE, so it can boot with those timings. I did not put MemSet in the startup folder if that was needed? :confused:
Now.... I restart computer and it always freezes in the Welcome screen from XP.
running my system from my Vista backup partition now..
any suggestions are very appreciated! thanks
Run your system in "safe mode" (F8 at reboot) and delete memset icone in the statup folder.
It's F6 on P5W DH, but that didn't work neither because of my boot manager.Quote:
Originally Posted by FELIX
So I went into Vista and added /safemode:minimal in the boot.ini file from XP.
This fixed it :)
Is there any explanation why MemSet.exe doesn't work on my rig? :(
It cannot be the timings, because they were lose.
Merci beacoup
http://xs123.xs.to/xs123/08015/hax0ringj00.jpg
Abit IP35-E / Team Elite DDR2-800
...is the problem is the difference between PL in channel A and B?
I can't do nothing for it, but eventually, try to set 5 in PL on channel A.
Performance level 4? Is that right? I have never been able to get below 6 and not lock up.
I've run Performance Level 2, on low FSB though ( max ~290MHz )Quote:
Originally Posted by [XC] 4X4N
Yes, Is that a detection bug ? I didnt touch anything yet just ran the program.. can i just simply ignore it or is my hardware really running that way ?Quote:
Originally Posted by FELIX
It's not a detection bug.
Open cpu-z in memory table and check that the DC mode run in Symmetric.
Try to set 4 in channel B for better performance (if your system don't freeze )
Otherwize, you can ignore it.
The board doesn't set PL the same as a person does it in in the BIOS. The board will do it by x number of phases per channel. It may pull all phase in on one channel to four and all but one or two phases of the second channel to four and the other one or two to five. Memset will show a PL of four for one channel and 5 for the other.Quote:
Originally Posted by Demo
Hmm you have to set this each time you reboot?
Well at 400fsb the PL becomes 8 on both ends.
Hallo,
My board is a Intel 965PM + ICH8M but not supportet :(
felix any luck with the latest version to support that laptop?
GM965 chipset
its dieing to run tighter ram than 5-5-5--15
PLEASSSSSSE ;)
...already do, coming with 3.5 version.
I just need to check some infos for spd support: :)
http://img184.imageshack.us/img184/5593/ms35mc0.th.jpg
=>guest, Lestat: could you send me a register dump of your 965 PM/GM chipset.
Felix i already sent you a reg dump last week
check your junk mail folder
...exact, I forgot that, sorry. :shakes:
I'll be glad to get that new 3.5 version, Thx for the work m8 :)
Could you Add RD600 Support?
Dumb already sent ...
New beta version: MemSet35beta.exe
-Add spd informations on Intel chipsets with DDR/DDR2/DDR3.
-Add support for Intel PM965/GM965 (Mobile) chipsets.
-Improve reading memory frequency with Intel extreme CPU.
-Improve reading Command Rate with intel P35/X38 on some boards.
For spd infos, only the best JEDEC profile is show, or EPP / XMP when it's possible.
Probably some bugs with this version, by the way report me... :)
seems CMD rate is being read wrongly on Asus Blitz Formula 1205 bios 2T read as 1T
http://fileshosts.com/intel/Asus/Bli...0m27s719ms.png
Could you try this version: MemSet35beta.exe
...E8500 added too.
I tested it and CR is now correctly readed, thanks ;) http://pix.nofrag.com/a/1/3/bc0f2e83...73c09e767a.png
I used the first link you sent, should I use the last one ?
...it's the same. :)
ok, I'm out->[]
Nice Felix... Keep up the great work, you are doing a wonderful job :up:
:D Looks very promising FELIX - great work again, will test it tonite.;)
:up:
Thanks for the new features Felix :up:
I seem to be having some random behavior from the SPD information in XP x86 (SP3 v.3264)
http://img90.imageshack.us/img90/646...rrorlo0.th.png http://img87.imageshack.us/img87/491...tspdim6.th.png http://img87.imageshack.us/img87/627...spd2wq7.th.png
But it seems to work in XP x64
http://img161.imageshack.us/img161/4...dx64ej1.th.png
Could you send a register dump (with cpu-z) at memset@hotmail.fr.
Thank.
dump sent, thanks Felix :up:Quote:
Originally Posted by FELIX
:D FELIX - with X38 & QX9650 working like charme now - MHz bug & 1T bug are solved....:p: - thanks a lot for the work:
http://img171.imageshack.us/img171/9...t35betasw4.jpg
:up: :up: :up:
it would be helpful for noobs like me :D
that you use the same labels for spd and memset, so someone can use the epp timings manually easily
Some bugs fixed in this version: memset
->Pyro: your XMP is not correctly programmed, it's one of the reason that
it's bug ( for example tRAS is at 46 and tRC at 11, or your XMP is not enabled).
The other reason is memset is not correctly programmed too :D
Could you try this version and tell me the result...
Can you add support for 650i Ultra chipset? I know, what is written - 650i & 680i chipsets. But if I try to run it on my 650i Ultra board, I have communicate "Not for this chipset".
thanks seems that fixed CMD rate :)Quote:
Originally Posted by FELIX
32M @4791Mhz at 1.696v
http://fileshosts.com/intel/Asus/Bli...9m48s360ms.png
Thanks for the quick update Felix,
hehe, blame crucial for the xmp :shrug: i haven't played with different spd's yet
i tried the new version in xp32, xp64 and vista ult x64. the spd information seems to be displaying correctly now in all three os's and also shows the manufacturer as well :up:
Send me a register dump (with cpu_z->last table->register.txt) at memset@hotmail.frQuote:
Originally Posted by BArt_X