Back in the day, we wired the 3.3v rail directly to the DDR with a pot adjust to crank it higher
Intel 7700K Overclocked
ASUS Maximus VIII Extreme
ASUS GTX Titan X
32GB Galax HOF
Intel 750 SSD 1.2TB
Thermaltake Water 3.0 Ultimate
Intel 6950X ES
Asus Rampage E10
Asus GTX 980
32GB HyperX AFR
Intel 750 SSD 1.2TB
I'm not entirely sure CL5 and CL6 are real.
Even super good MFR barely have enough potential to suicide at 1000-1050 CL6 on air (with 2V+).
I wouldn't expect them to scale on LN2 so well that they do twice the freq.
No idea, but I'm sceptical as well. After all it's a lot more than Nick Shih did on ASRock Z87 (#72).
Those clocks are way higher than anyone else has ever achieved on MFR at CL5 and CL6 or on CL5 and CL6 in general.
Tricking CPU-Z is easy, here's a validation of DDR3 running CL4, although DDR3 doesn't even support CL4. Something similar might be happening here as well.
More info about the CL4 validation(s) can be found in the HWBot OC Challenge October 2011 thread.
All done at the same time, decdided to try because the all out mhz of the chip was not that great. CL11 thru CL14 same max
So at CAS6 you went higher than 7, 8, 9 and 10?
X6 1090T (1010MPMW) @ 4267MHz 1.44V NB@3229MHz 1.33V | Asus Crosshair IV Formula | 2x2GB Corsair Dominator GTX2 @ 1845MHz 6-6-5-17-22 1T | Asus HD4890 @ 1050/4800 | Corsair HX850W | HAF 932
EK Supreme HF | EK-FC4890LT | MCP655 + Koolance D5 Top | ThermoChill PA120.3 + 3x Enermax Magma | XSPC Bay res | Masterkleer 1/2" UV Red
what were the subtiming values for your runs?
I don't know how to prove validity. Of course, different ICs act differently and results on air can't be directly related to results on LN2, but I just find chips that show 100% scaling and reach almost the same clocks on CL6 to CL14 rather peculiar. That's all, it isn't a personal attack, I'm just wondering about this.
1671.5MHz @ 5-31-31-63 | 1x4096MB Avexir MFR | Core i7 4790K @ Gigabyte Z97 | Splave
2100.8MHz @ 6-31-31-63 | 1x4096MB Avexir MFR | Core i7 4790K @ Gigabyte Z97 | Splave
2085.2MHz @ 7-31-31-63 | 1x4096MB Avexir MFR | Core i7 4790K @ Gigabyte Z97 | Splave
2072.7MHz @ 8-31-31-63 | 1x4096MB Avexir MFR | Core i7 4790K @ Gigabyte Z97 | Splave
2085.7MHz @ 9-31-31-63 | 1x4096MB Avexir MFR | Core i7 4790K @ Gigabyte Z97 | Splave
2085.7MHz @ 10-31-31-63 | 1x4096MB Avexir MFR | Core i7 4790K @ Gigabyte Z97 | Splave
2114.8MHz @ 11-31-31-63 | 1x4096MB Avexir MFR | Core i7 4790K @ Gigabyte Z97 | Splave
2114.3MHz @ 12-31-31-63 | 1x4096MB Avexir MFR | Core i7 4790K @ Gigabyte Z97 | Splave
I think its mostly matter what tWCL you are using not just CL
Some Dumps corrupted, as well as I changed some sub timings a tad bit near the end when trying Cas7 and Cas6. I stared at C14 and went down just changing Cas but then changed other subs for c7 and c6 and c5 but I think the c5 could be better but I ran out of ln2 it was like -90c lol full pot for everything else.
@ Sam any values in particular you would like or just secondaries?
Could there a superloose subtiming or special option for raw freqs in the BIOS, which renders the CL value you set in by hand irrelevant?
Also looking at another datasheet (Hynix MFR):Originally Posted by Don_Dan
- Programmable CAS latency 5, 6, 7, 8, 9, 10 and 11, 13 supported
- Programmable additive latency 0, CL-1, and CL-2 supported
- Programmable CAS Write latency (CWL) = 5, 6, 7, 8
Summing up, I don't think CL4 is real.