Unfortunately AMDfan, it appears that noone has them :(
Printable View
Unfortunately AMDfan, it appears that noone has them :(
Read this :)Quote:
Originally Posted by AMDfan
http://www.c627627.com/amd/athlon64
based on this, 3.0ghz and 3.2(san diego) by Q1 of 2006!!!!! u can't tell me the 4200+ San Diego won't do 3.0 stable on air(hopefully even the 4000+)
Wow, awsome results, and I was just getting settled in with my winnie, LOL... Out with the old, in with the new... Great job guys..
xbitlabs has a preview of the venice core as well. They show a break down of the +3800 and the +3500 for all the differnt cores; clawhammer, newcsl, winnys, and veince. I know someone was asking about a comarison of the differnt cores and there you have it...less than a 1% differnce. Like the thermal specs too. For a non-OCed chip, we are talking about some low wattge. In fact, thinking of building a server box on the venice, or sould I get a hyper threaded p4 (sacrelig I know, but every processor has its streghs and weeknesses).
Edit...wow never mind...the venice is kicking the newcsl's butt....go venice
ok guys. I have been reading up on the termal diode for the FX chip. There is a different programable value to control the boot of the processor. It seems that you can only program this at the factory. What that means for us is that the cold temp bug is not a bug at all, it is a direct result of factory programing. However, all is not lost. After looking at the power diagram, the diode has a negitave logic design. In other words, power when there is a problem and no power when when everything is fine. This means that a value of the termal temp waring boot diode has to be a vaule of 0, X, or Z to enable boot up. The thermal variunce has to be that of 100moh. What that means is if we can impeed the thermal probe, or just disconected it (remove the pin), that means no more cold start but.
I will also look into reprograming the Diode. This will be hard since that has to be a trade secret and AMD will not relece such sensitve information cause haxers could do VERY bad things if they had that information (like cause your computer never to boot). On the other had, all the information I need is in the pin plot they have availible online. However, it will take me actualy getting a venice and a FX chip (or a winny) to actualy test my results. That wont be happaning any time soon. I will locate the Pin shortly, so you you want to impeed the pin I find and find out, that would be fun, but i warn you, I am not at fault if you screw it up and take out a ground or power pin.
Table 29. Thermal Diode Specifications
Symbol Parameter Units Min Typ Max Notes
I Sourcing Currents µA 5 500 1
TOffset Temperature Offset °C 0 52 2, 3, 4, 5
1. The sourcing current should always be used in forward bias.
2. The temperature offset is used to normalize the thermal diode measurement to reflect case temperature at the worst
case conditions for a part.
3. This diode offset supports temperature sensors using two sourcing currents only. Single sourcing current
implementations are not supported by AMD.
4. The temperature offset is unique for each processor and is programmed at the factory. The diode offset value is found
in the Thermtrip Status Register described in the BIOS and Kernel Developer’s Guide for the AMD Athlon™ 64 and
AMD Opteron™ Processors, order# 26094.
5. TOffset should be subtracted from the temperature sensor reading. If the temperature sensor has an ideality factor
different from 1.008, a small correction to this offset is required. Contact your temperature sensor vendor to determine
if additional correction is required.
btw this is what I am looking into
3.6 Thermal Diode
The processor provides an on-die thermal diode with anode and cathode brought out to processor
pins. This diode can be read by an external temperature sensor to determine the processor’s
temperature. Refer to the AMD Athlon™ 64 939 Motherboard Design Guide, order# 30474, for
details on connecting the thermal diode.
3.7 THERMTRIP_L
The processor provides a hardware-enforced thermal protection mechanism. When the processor’s
die temperature exceeds a specified temperature, the processor is designed to stop its internal clocks
and assert the THERMTRIP_L output.
THERMTRIP_L assertion is only valid when PWROK is asserted and RESET_L is deasserted.
THERMTRIP_L assertion indicates the processor die temperature has exceeded normal operating
parameters. PWROK must be deasserted in response to a THERMTRIP_L assertion to enable proper
processor operation.
Once asserted THERMTRIP_L remains asserted until RESET_L is asserted.
If the processor’s die temperature still exceeds the thermal trip point when RESET_L is deasserted,
THERMTRIP_L will immediately be reasserted and the processor’s internal clocks stop.
so in other words. If silly MB manufatues use ABS(thermal probe) and see -90C as 90C then they send thermtrip_L signal so stop the clock (precived at a lock up). So we have to stop the MB from sending this input when a large negitive temp is sent.
Quote:
Originally Posted by Gsus_Freak
Which mean a bios mod could do it or what ?
nooo not again :shrug:Quote:
Originally Posted by Molester
why do üpeople keep using that site? i hope it finally dies off... those roadmaps are based on pure speculations and have been totally off over the last years...
they claimed amd would go for an fsb of 250mhz (or was it 266mhz?) in early 2004 or something...
please ignore that site! :D
Gsus_Freak there are two low temp bugs, the one related to the temp probe reading has ben fixed by some mobo makers already afaik (see kevins fx55 shows a temp of 3xx°C reading the temp probe) the OTHER low temp bug however is related to the imc afaik and the drive strength of the memory wich increases the lower the temp goes. :)
darn, thought i was onto something. O well, not many of us own a casscade anyway :) none the less a multi casscade setup (you guys got some cash flowing man). Not farmilier with the acronim IMC related to proccesor interface. I have heard of it refered to as integral multiplexor channel for IO and such (like a decade ago on some motrola chips), but I dont think that is what you are talking about is it? Anyway, nice score anyway, keep up the good work.
hahahahah i feel like a dope now. duhhhhh brain fart hahahah :)
the newest news:
ICE got new world record already:
http://valid.x86-secret.com/show_oc.php?id=10441
IS that my blue-black box cascade?:D
'Cold bug' my ass. Fantastic clocks Dave! :toast:
Lets see it put some of that power to the ground now, so to speak. :)
Then the secret is out!
For the record, apparently the 3800+ isn't bothered by the cold, while the 3500+ would boot at -40C but not -90C, doesn't seem to be related to the BIOS revision either :confused:
Also, the ~3.85GHz screenie is not benchable at present.
Whats 3.8ghz tho if we cant run 3d/2d apps at over 3.6ghz?
Come on Ice lets see some real world benches not that screen shot sh*t..
If you have it running enough to take that CPU-z and verifiy it you have enough time to run a 2d 1m or pifast benchmark..
enough of this Sreenshot crap!!!!
Xtreme My ass!! Act like the Name!! ;)
No offense as others will see my point here!!
screenshot or whatever, it is still rather impressive and hopefully a sign of what is to come on the 09 process.
Whoa, chill there - working with a three stage cascade and a brand new chip takes time . . . results will be posted as they come in.
just finish phone with Dave, he said he will get his effort in 4g..
this 3800+ loves cold and volt.:D
Yep, didn't think I should say anything (guys, please DON'T flood PC ICE with PM's, questions etc.) but saaya should be starting a new thread soon, the race to 4GHz with the 3800+ Venice is on! :party3:Quote:
Originally Posted by Onepagebook
Cool ss.
Just an FYI Gsus... the thermtrip_L signal is an output from the CPU, not an input. Other tidbit, it's function can be disabled.Quote:
Originally Posted by Gsus_Freak
Peace bro :D
ya your right. The output of thermtrip_L is a signal when 125C is reached. And when reset and thermtrip are active high signals then CPU goes into a halt state untill thermtrip is active low. Reset has to go to active low signal as well but gets reset by powc(or something like that, it checks Vdim and VDD and HTT links to make sure everything is ok).Quote:
Originally Posted by EMC2
that's great, 3.86ghz :D what vcore whas it done on?
Then the venice will be really good for xtreme cooling too at least if many chips is like this.
It would be cool if the venice would do be the first AMD to take 4ghz. :banana:
when we gonna see some benches on high speed?
insane man :DQuote:
Originally Posted by Onepagebook
respect to pc_ice :toast: