The Brain rejects negative thoughts, this might explain what's going on in this thread. :D
Printable View
The Brain rejects negative thoughts, this might explain what's going on in this thread. :D
when we were playing BD a week ago we were looking at each other like "omg this is it?" - 6500+ and the scores were still as ugly as dinos in his summer-suit -.-
Everybody went back to Sandy and GT systems like half an hour later :ROTF:
Attachment 121051
mm just spotted this. There are also tests against the 2500k.
It's me that made the review, so I will take the liberty in responding. I will also respond to some questions from earlier!
BIOS was 9905 which was significantly better in both OC and performance than the old ones. All settings in BIOS were left on default, the only thing I modified was the memory frequency / timings / voltage and turned off all the things I don't use (LAN, USB 3.0, etc).
CPU is the final retail version, revision B2 and the Turbo Core worked without any problem: 1.4GHz when IDLE, 3.6 - 3.9GHz when all cores were used and 4.2GHz in single-threaded applications
Have a nice day,
matose
double post
edit
Well if they could gain 80% in integer compared to thuban... that would be contradicting every bench that was leaked since that woul make a new BD core immensly more efficient. So this score from the BD seems to be an overclocked model (if we assume the numbers popping up in previews to be correct).
The smallest difference is in fpu load, the biggest in integers.
thank you for reply.
I thought Monstru did the review ;)
I red the "HPET thing" long time before, so I was curious to see if it matters or not.
I can ask you why you left northbridge clock at default (I saw that in the spi picture)?
I red of someone raised nb to 3200...
I can ask you if you will post a complete review when nda expires?
http://semiaccurate.com/forums/showp...&postcount=539
Just happened to come across this earlier, a few more benchies to look at there ;)
Are this results all true? I was waiting more from BD and AMD with all the long wait that we did for this CPUs. Hope see something different to this results.
If I understood chew correctly, modifying HPET will allow it to run 4.2ghz on all cores. Not exactly suitable for most reviews, But no doubt interesting for us :) Hope more boards will implement that feature, as long as they can handle the load without going *poff* :D
(I think AMD confirmed on facebook or something that nda lift on the 12th?)
Regardless of how BD performs vs SB; I will guarantee you one thing... FX-8150 will become one of the most popular chips at HWBot faster than you can type "Rev 4 Sucks". If for one reason only; it will be because of its high OC ceiling. I foresee the 7GHz+ and even the 8GHz+ clubs gaining a load of new members in the future weeks/months.
Who cares about performance, I want jiggahertzs! :up:
Here is the patch in question:
http://thread.gmane.org/gmane.linux..../focus=1171713
and Linus' response http://article.gmane.org/gmane.linux.kernel/1170744Quote:
From: Borislav Petkov <bp <at> amd64.org>
Subject: [PATCH] x86, AMD: Correct F15h IC aliasing issue
Newsgroups: gmane.linux.kernel
Date: 2011-07-22 13:15:47 GMT (11 weeks, 3 days, 2 hours and 46 minutes ago)
From: Borislav Petkov <borislav.petkov <at> amd.com>
This patch provides performance tuning for the "Bulldozer" CPU. With its
shared instruction cache there is a chance of generating an excessive
number of cache cross-invalidates when running specific workloads on the
cores of a compute module.
This excessive amount of cross-invalidations can be observed if cache
lines backed by shared physical memory alias in bits [14:12] of their
virtual addresses, as those bits are used for the index generation.
This patch addresses the issue by zeroing out the slice [14:12] of
the file mapping's virtual address at generation time, thus forcing
those bits the same for all mappings of a single shared library across
processes and, in doing so, avoids instruction cache aliases.
It also adds the kernel command line option
"unalias_va_addr=(32|64|off)" with which virtual address unaliasing
can be enabled for 32-bit or 64-bit x86 individually, or be completely
disabled.
This change leaves virtual region address allocation on other families
and/or vendors unaffected.
Quote:
From: Linus Torvalds <torvalds <at> linux-foundation.org>
Subject: Re: [PATCH] x86, AMD: Correct F15h IC aliasing issue
Newsgroups: gmane.linux.kernel
Date: 2011-07-24 16:04:27 GMT (11 weeks, 23 hours and 59 minutes ago)
Argh. This is a small disaster, you know that, right? Suddenly we have
user-visible allocation changes depending on which CPU you are running
on. I just hope that the address-space randomization has caught all
the code that depended on specific layouts.
And even with ASLR, I wouldn't be surprised if there are binaries out
there that "know" that they get dense virtual memory when they do
back-to-back allocations, even when they don't pass in the address
explicitly.
How much testing has AMD done with this change and various legacy
Linux distros? The 32-bit case in particular makes me nervous, that's
where I'd expect a higher likelihood of binaries that depend on the
layout.
You guys do realize that we had to disable ASLR on many machines?
So at a MINIMUM, I would say that this is acceptable only when the
process doing the allocation hasn't got ASLR disabled.
...
Anyway, I seriously think that this patch is completely unacceptable
in this form, and is quite possibly going to break real applications.
Maybe most of the applications that had problems with ASLR only had
trouble with anonymous memory, and the fact that you only do this for
file mappings might mean that it's ok. But I'd be really worried.
Changing address space layout is not a small decision.