AMD K8L ES coming in December

Quote:

---

Originally Posted by doompc

Does it have 2 64 bit memory controllers that support both DDR2 and DDR3 or 1 dual channel DDR2 and 1 dual channel DDR3 controller?

---

The answer will surprise you

do we know what socket this is going to be on..?? AM2, SoF??

Quote:

---

Originally Posted by Mankz_91

do we know what socket this is going to be on..?? AM2, SoF??

---

X4 ? AM2 for start and AM2+ ( AM2 & HT3 ) next AM3 , ... :stick:

Quote:

---

Originally Posted by nn_step

The answer will surprise you

---

so....surprise us

Quote:

---

Originally Posted by Qkjhfhaiguihfma

so....surprise us

---

X4 AM2/AM2+ will have memcontroller supporting both dd2 and ddr3, but with locked ddr3 part.
ddr3 support will be unlocked for 939-pin (socket AM3)
form-factor

MAS,
The question was whether K8L has two 64bit or one 128bit memctrl.

or perhaps two 128bit memory controllers

two 128bits controller, but one is locked.

on AM2 the controller DDR3 is locked.
on AM3 the controller DDR2 is locked.

very easy to understand :)

Quote:

---

Originally Posted by LOE

Man I got a question on your avatar - thats the Vagner pig right? And you probably got it on socks, tshirts and underwear?

---

lol, actually no, I hate labeled socks.
Only my avatar features Wagner, I prefer my garments without labels.

edit:

Quote:

---

Originally Posted by nn_step

or perhaps two 128bit memory controllers

---

128bit...
You mean dual 64bit memctrls for DDR2 and another pair of 64bit'ers for DDR3?

A "true" 128bit ctrl would rule out SC memory bus and enforce consumer to use a minimum of 2 memory sticks. In other words, K8L would be stuck on dual channel. But in the end, I guess SC would seriously constrict K8L, thus there would be no point in SC configs anymore.

AMD's current A64 controllers are 128 bit and have been for some time but you can still run them in single channel mode if need be.

:stick: :stick:
This whole thread is :banana: :banana: :banana: :banana:
How can anyone know WTF it's gonna do till it get's here:nono:
"All is congecture until proven" (me)

TY!

Quote:

---

Originally Posted by mesyn191

AMD's current A64 controllers are 128 bit (...)

---

Two 64bit MCs co-operating providing a 128bit bus combined.
Just like ATi R520/R580 features effectively a 256bit MC but in reality its eight parallel 32bit'ers.

Please excuse the rant.:slapass:
Long thread:eek:

TY

Quote:

---

Originally Posted by VaCreeper

Please excuse the rant.:slapass:
Long thread:eek:

TY

---

you don't have to apologize when you're right ;)

Well there are ES procs available. Been trying to get my mitts on a set even though I expect to be NDA'd up the yin-yang once I have em.

Only thing I can see wrong with quad core in servers is that 4x cores on a DC 800mhz DDR2 memsys = problems for mem heavy tasks. Ideally I'd like the option of dual core K8L's so they can keep themselves fed data under the memory loads that I see at my work. But then again chip design and testing is not the average load for the home user here ;)

Quote:

---

Originally Posted by MAS

X4 AM2/AM2+ will have memcontroller supporting both dd2 and ddr3, but with locked ddr3 part.
ddr3 support will be unlocked for 939-pin (socket AM3)
form-factor

---

AM3 is 940-pins btw. Its the same as AM2 and AM2+. All future chips are backwords compattible even AM3 chips to AM2+ to AM2. But not the other way around.

Quote:

---

Originally Posted by Demoulous

Well there are ES procs available. Been trying to get my mitts on a set even though I expect to be NDA'd up the yin-yang once I have em.

Only thing I can see wrong with quad core in servers is that 4x cores on a DC 800mhz DDR2 memsys = problems for mem heavy tasks. Ideally I'd like the option of dual core K8L's so they can keep themselves fed data under the memory loads that I see at my work. But then again chip design and testing is not the average load for the home user here ;)

---

Are you referring to ES QuadCore called K10/K8L (rev H) or to ES K8/Brisbane (rev G) :confused:

Quote:

---

Originally Posted by Serge84

AM3 is 940-pins btw. Its the same as AM2 and AM2+. All future chips are backwords compattible even AM3 chips to AM2+ to AM2. But not the other way around.

---

AM3 would have to be 939 pins, if it was 940 pins, anyone could shove an AM2 CPU in an AM3 board and blow something up. Being 939 pins, an AM3 CPU can fit into an AM2 socket, but an AM2 CPU cannot fit into a AM3 socket.

Quote:

---

Originally Posted by Serge84

AM3 is 940-pins btw. Its the same as AM2 and AM2+. All future chips are backwords compattible even AM3 chips to AM2+ to AM2. But not the other way around.

---

an am2 cpu cannot work in an am3 socket, as the voltage regulation is different. am3 can work with am2 though...

So......Does anyone know the exact release day yet????

Yes, however they will not tell you

Quote:

---

Originally Posted by cky2k6

an am2 cpu cannot work in an am3 socket, as the voltage regulation is different. am3 can work with am2 though...

---

Read again. Thats exactly what I said. All future chips are backwords compatible but not the other way around meaning no AM2 chip will work in a AM3 setup. :slap: :stick:

Quote:

---

Originally Posted by madcho

X4 have four decoders, i saw it on the die shot. It's very clear, we can see 4.

---

Mind if I ask what pic? Link?

The proverbial "4th block" isn't actually a decoder.
For example if we examine the freak AMD prototype ("freak prototype" on the left, real K8L die @low res on the right) caught floating around sometime ago we can spot quite K8-like instruction engine.
3 parallel complex decoders... But, the prototype ofcourse isn't K8L.

Anyone happen to have bumped into some high(er) res K8L die shots?

Now you broke all the diehard fanbois dreams :(

But ye, 2 eggs became 5 chickens with those decoders...